Jump to content

G.skill won't boot with 2 sticks.


Recommended Posts

hey guys, what chip are these ram sticks based on?

 

are they TCCD? looking at BIOS revisions, and apprently different grades (as in revision 1,2 or 3 are usually optimised for different ram types.

Share this post


Link to post
Share on other sites

  • Replies 28
  • Created
  • Last Reply

Top Posters In This Topic

Top Posters In This Topic

mmm it won't boot for me .... after doing complete cmos clear, one stick in top slot, i boot once, and no matter what i change in BIOS ont hat first boot (even tried not changing anything) ... i don't post on first restart.

 

what should i look for?

Share this post


Link to post
Share on other sites

you can try to change the slots...

some ram like specific slots... if not.. they either dont boot.. or memtest with alot of errors..and a lot of freezing...

you can test your ram with test 5 or.. test... 7 (i think its 7)...test 7 is a harder version of test 5

Share this post


Link to post
Share on other sites

well i resorted to going back to the production version of 0406 (or backwards, can't remember the coding) ..... and dropped the multi down to 10x from 11x (:sad face:) but now running at 270HTT with memory at 1:1. Going strong sofar.

Share this post


Link to post
Share on other sites

ack well it seems 2.7 isn't stable for my ram, not even 2.68 so i'm back at 2.65 again .... can anyone have a quick look at these settings and tell me if they think something here is holding me back?

 

DRAM Configuration

 

DRAM Frequency Set (MHz) ... 200=RAM/FSB: 01/01

Command per clock (CPC) ... Enable

CAS latency Control (TCL) ... 3.0

RAS# to CAS# delay (Trcd)... 04 Bus Clocks

Min RAS# active time (Tras) ... 08 Bus Clocks

Row Precharge Time (Trp) ... 04 Bus Clocks

Row cycle time (Trc) ... 7 Bus Clocks

Row refresh cyc time (Trfc) ... 13 Bus Clocks

Row to Row delay (Trrd) ... 02 Bus Clocks

Write recovery time (Twr) ... 02 Bus Clocks

Write to Read delay (Twtr) ... 02 Bus Clocks

Read to Write delay (Trwt) ... 02 Bus Clocks

Refresh Period (Tref) ... 3120 Cycles

Write CAS Latency (Twcl) ... 1

DRAM Bank Interleave ... Enabled

DQS Skew Control ... Auto

DQS Skew Value ... 0

DRAM Drive Strength ... Auto

DRAM Data Drive Strength ... Auto

Max Async Latency ... 07.0 Nano Seconds

DRAM Responce time ... Normal

Read Preamble Time ... 05.0 Nano Seconds

IdleCycle Limit ... 256 Cycles

Dynamic Counter ... Enable

R/W Queue Bypass ... 16x

Bypass Max ... 07x

32 Byte Granularity ... Disable (4 bursts)

Share this post


Link to post
Share on other sites

Guest phoenixdancer

mine seem to be from a good batch as they run @ 290 1:1 with CPU 3-4-4-6 @ 1T

Share this post


Link to post
Share on other sites

Please sign in to comment

You will be able to leave a comment after signing in



Sign In Now

×
×
  • Create New...