Jump to content

Help with my G.Skill HZ and UltraD


Qbackin

Recommended Posts

Well my set came today and I need some help.

 

3700+ Sandy

DFI Ultra D

G.skill HZ 2gb

PC&P 510 SLi

 

I cannot get this ram to run at its rated speed. It boots windows fine but it will not run superpi or Prime95. Givng me errors right away. Which leads me to believe I am missing something for this set of ram...

 

250 Htt

Multi x4

3-4-4-8 Timings 2.63 Vdimm 1:1

Orange Slots

 

200 MHZ

Enable CPC

3.0 Tcl

04 Trcd

08 Tras

04 Trp

07 Trc

Auto Trfc

02 Trrd

02 Twr

02 Twtr

03 Trwt

3120 Cycles Tref

Auto Twcl

Enabled Bank Interleaved

 

----------------------------------------------------

DQS Skew Control Auto

DQS Skew Value 0

DRAM Drive strength Auto

Data Drive strength Auto

Max Async lat Auto

DRAM Response Time Normal

Preamble time Auto

256 cycles

Disable

16x

07x

Disable (4 bursts)

 

EDIT* Large Screenshot: http://i16.photobucket.com/albums/b5/qbackin/SS.jpg

 

800x600.jpg

Share this post


Link to post
Share on other sites

  • Replies 65
  • Created
  • Last Reply

Top Posters In This Topic

lol good luck reading it at 800x600 I guess

 

Yes its UCCC

 

lol.. you could just post the URL and not use the img tags if its bigger then 800x600..

 

 

Are you leaving all the other dram settings on auto ?

Share this post


Link to post
Share on other sites

Try this..

 

Genie BIOS Settings:

FSB Bus Frequency - 250

LDT/FSB Frequency Ratio - 3

CPU/FSB Frequency Ratio - 7

 

DRAM Voltage Control - 2.6v (you cant try the +.03 setting also)

 

DRAM Configuration Settings:

DRAM Frequency Set - 200 1:1

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3

RAS# to CAS# delay (Trcd) - 4 Bus Clocks

Min RAS# active time (Tras) - 8 Bus Clocks

Row precharge time (Trp) - 4 Bus Clocks

Row Cycle time (Trc) - 9 Bus Clocks

Row refresh cyc time (Trfc) - 16 Bus Clocks

Row to Row delay (Trrd) - 3 Bus Clocks

Write recovery time (Twr) - 3 Bus Clocks

Write to Read delay (Twtr) - 2 Bus Clocks

Read to Write delay (Trwt) - 3 Bus Clocks (try 4 here also)

Refresh Period (Tref) - Auto

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Auto

DRAM Data Drive Strength - Auto

Max Async Latency - 8

DRAM Response Time - Normal

Read Preamble Time - 5.5

IdleCycle Limit - 256 Cycles

Dynamic Counter - disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

These are timings that im testing with some corsair uccc.. so far they are stable up to 260mhz with these timings..

 

Ive heard these chips are kinda picky with drive strengths but auto seems to work for me.. They also dont like alot of voltage.. usually ~2.6 is fine and dandy..

Share this post


Link to post
Share on other sites

Please sign in to comment

You will be able to leave a comment after signing in



Sign In Now

×
×
  • Create New...