Jump to content

Socket 939 Overclocking Database


Recommended Posts

DFI LANPARTY nF4 UT SLI-DR - 704-2bta BIOS

 

AMD Athlon64 3700+ Venice

 

OCZ Gold EL PC4000 2GB 2X1GB DDR500 OCZ5002048ELGE-K (uccc)

 

BFG 7800GT 256MB, 520/1200 81.98 drivers

 

Western Digital 160GB SATA2 x2 hdd (8MB cache)

 

NEC ND-3540A/GEN Blk Int 16X DVD+/-RW DL Drive

 

Antec Truepower 2.0 550W [/url]

 

 

*

*

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 257

LDT/FSB Frequency Ratio - AUTO

CPU/FSB Frequency Ratio - 11

PCI eXpress Frequency - 103Mhz

 

CPU VID StartUp Value - Start up

 

CPU VID Control - 1.550v

CPU VID Special Control - auto

LDT Voltage Control - 1.20v

Chip Set Voltage Control - 1.50v

DRAM Voltage Control - 2.70v

 

DRAM Configuration Settings:

DRAM Frequency Set - 200=RAM/FSB:1/01

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 04 Bus Clocks

Row Cycle time (Trc) - 08 Bus Clocks

Row refresh cyc time (Trfc) - 14 Bus Clocks

Row to Row delay (Trrd) - 03 Bus Clocks

Write recovery time (Twr) - 03 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - 3120 Cycles

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Level 7

DRAM Data Drive Strength - Level 1

Max Async Latency - 8.0 Nano Seconds

DRAM Response Time - normal

Read Preamble Time - 5.5 Nano Seconds

IdleCycle Limit - 256 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z 1.32 + Everest 2.20:

 

http://img51.imageshack.us/img51/2162/prim...ieverestcp1.jpg

 

3dMark2003:

 

3dm032em.jpg

 

 

3dMark2005:

 

3dm050fe.jpg

 

3dMark2006:

 

a>

 

Aquamark 3d:

 

aquamark1mk.jpg

 

 

==========

 

 

 

short description:

257 x 11 @ 2827Mhz, 1.550V

3-4-8-4 @ 2.7v vdimm

Share this post


Link to post
Share on other sites

  • Replies 466
  • Created
  • Last Reply

Top Posters In This Topic

DFI Infinity SLI 08312005 BIOS

 

AMD Athlon64 3200+ Venice ADA3200DAA4BP 90nm SOI

 

2GB (2 X 1024) DDR (500) PC-4000 OCZ EL Gold Gamer Ext. XTC (OCZ5002048ELGEGXT-K)

 

eVGA 7800GT CO 256MB 500/1200 Bios soft-mod 1.5V Forceware 84.20 drivers(stock cooling - will update after installing Nvidia Silencer5 rev.3 currently in shipping)

 

Western Digital Caviar Sata II 2x80Gb 7200 8Mb RAID-0 cluster-16

 

Western Digital Caviar SATA II (WD2500KS) 250GB 7200RPM 16MB Buffer

 

Pioneer DVR-110D DVD-writer 8x

 

Enermax Liberty 500W ATX 12V Ver2.2

 

Windows XP SP2 w/ Vista Transformation Pack v3.0

 

*

*

 

 

==========

 


[b]Genie BIOS Settings:[/b]

[color=red]

CPU Frequency....................... - 311Mhz

Hammer FID Control.................. - x9

HT Frequency........................ - 3x

HT Width............................ - 16/16

PCI-E Clock......................... - 100Mhz



DDR Voltage Control................. - 2.8v

Chip Voltage Control................ - 1.6v

CPU Voltage Control................. - 1.675v

[/color]



[b]DRAM Configuration[/b]

[color=red]

Timing Mode......................... - Manual

Memclock Mode....................... - Limit

Memclock Index Value (Mhz).......... - 166Mhz CPU:DDR 6:5



CAS# Latencly (Tcl)................. - 3

Min RAS# Active Time (Tras)......... - 8T

RAS# to CAS# Delay (Trcd)........... - 4T

Row Precharge Time (Trp)............ - 4T

Row to Row Delay (Trrd)............. - 3T

Row Cycle Time (Trc)................ - 12T

Row Refresh Cycle Time (Trfc)....... - 16T

Write Recovery Time (Twr)........... - 3 bus clock

Write-to-Read Delay (Twtr).......... - 2 bus clock

Read-to-Write Delay (Trwt).......... - 3 bus clock

Refresh Rate (Tref)................. - 3120 Cycle

DDR Output Driving.................. - Auto

DDR DQ Drive Strenght............... - Auto

User Config mode.................... - Manual



Bottom of 32-bit[31:24] IO.......... - B0

1T/2T Memory Timing................. - 1T

Read Preamble Value................. - 6ns

Asynch Latency Value................ - 8ns

Dynamic Idle Cycle Counter.......... - 128

DRAM Bank Interleaving.............. - Enabled

Burst Length........................ - 4 Beats

Enable All DIMM Clock............... - Enabled

S/W Memory Hole Remapping........... - Disabled

H/W Memory Hole Remapping........... - Disabled

MTRR Mapping Mode................... - Continuous

[/color]

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z 1.31:

 

pic13ja.th.jpg

 

 

3dMark2003 + Everest 2006 Ultimate Edition Memory Read:

 

pic24rl.th.jpg

 

 

3dMark2005 + Everest 2006 Ultimate Edition Memory Write:

 

pic31aw.th.jpg

 

3dMark2006 + Everest 2006 Ultimate Edition Memory Latency:

 

pic45zf.th.jpg

 

==========

 

 

 

short description:

311x9 @ 2814Mhz, 1.65V

3-4-4-8-1T DDR511 @ 2.8V vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 Sli-DR - 7/04-2BTA BIOS

 

AMD Athlon64 X2 4800+ .

 

2x1024MB Crucial Ballistix PC4000

 

XFX 7800GTX 256MB, 496/1290 81.98 drivers

 

2xWestern Digital Caviar 250GB SATAII (16MB cache) .

 

Plextor PX-716SA Black SATA DVD-RW Drive

 

Enermax Noisetaker 600w EG701AX-VE Power Supply - Retail

 

 

*

*

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 280

LDT/FSB Frequency Ratio - 3

CPU/FSB Frequency Ratio - 10

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - Startup

 

CPU VID Control - 1.500v

CPU VID Special Control - Auto

LDT Voltage Control - 1.20v

Chip Set Voltage Control - 1.60v

DRAM Voltage Control - 2.60v

 

DRAM Configuration Settings:

DRAM Frequency Set - 200=RAM/FSB:01/01

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 04 Bus Clocks

Row Cycle time (Trc) - 12 Bus Clocks

Row refresh cyc time (Trfc) - 16 Bus Clocks

Row to Row delay (Trrd) - 02 Bus Clocks

Write recovery time (Twr) - 02 Bus Clocks

Write to Read delay (Twtr) - 01 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - 3072 Cycles

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Normal 4

DRAM Data Drive Strength - Level 3

Max Async Latency - 8ns

DRAM Response Time - Normal

Read Preamble Time - 4.5ns

IdleCycle Limit - 16 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 04 x

32 Byte Granularity - Disable(4 Bursts)

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z 1.31 :

 

280x10p959tx.th.jpg

 

3dMark2003:

 

280x103d030sd.th.jpg

 

3dMark2005:

 

280x103d058bv.th.jpg

 

3dMark2006:

280x103d068nb.th.jpg

 

 

Everest Memory Read:

280x10e6fz.th.jpg

 

==========

 

 

short description:

280x10 @ 2800Mhz, 1.5v

3-4-8-4 @ 2.6v vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 Ultra-D - 6/23/05 BIOS

 

AMD Athlon64 x2 4200+ Manchester

 

2x512MB OCZ4001024WV3DC-K

 

msi 7800GTX 256MB, 81.98 drivers

 

WD740GD 74Gb hard drive

 

COOLER MASTER RS-450-ACLY

 

 

 

*

*

 

 

*

*

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 253

LDT/FSB Frequency Ratio - auto

CPU/FSB Frequency Ratio - auto

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - 1.400v

 

CPU VID Control - 1.550v

CPU VID Special Control - Auto

LDT Voltage Control - 1.20v

Chip Set Voltage Control - 1.50v

DRAM Voltage Control - 2.60v

 

DRAM Configuration Settings:

DRAM Frequency Set - 166=RAM/FSB:05/06

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - auto

RAS# to CAS# delay (Trcd) - auto

Min RAS# active time (Tras) - auto

Row precharge time (Trp) - auto

Row Cycle time (Trc) - 07

Row refresh cyc time (Trfc) - auto

Row to Row delay (Trrd) - 02

Write recovery time (Twr) - 02

Write to Read delay (Twtr) - 02

Read to Write delay (Trwt) - 03

Refresh Period (Tref) - 3120

Write CAS Latency (Twcl) - auto

DRAM Bank Interleave - enabled

 

DQS Skew Control - auto

DQS Skew Value - 0

DRAM Drive Strength - auto

DRAM Data Drive Strength - auto

Max Async Latency - auto

DRAM Response Time - normal

Read Preamble Time - auto

IdleCycle Limit - 256

Dynamic Counter - disable

R/W Queue Bypass - 16x

Bypass Max - 07x

32 Byte Granularity - Disable 4 bursts

 

 

==========

 

 

Prime95 x2 + 3dMark2001SE + CPU-Z 1.31:

 

http://img156.imageshack.us/img156/1166/3d...956mar067ju.jpg

 

 

3dMark2003 + everest 1.51:

 

http://img163.imageshack.us/img163/9795/3d...516mar060tj.jpg

 

 

3dMark2005:

 

http://img156.imageshack.us/img156/5184/3dmk056mar066wv.jpg

 

 

 

==========

 

 

 

short description:

253x11 @ 2780Mhz, 1.55v + 0%

2.5-4-8-4 @ 2.6v vdimm

Share this post


Link to post
Share on other sites

DFI Lanparty SLI-D - Bios 11/14/05

 

Opteron 170 0550UPMW

 

2x1024 Patriot PDC2G3200LLK (Orange Slots)

 

Power Color x850xt 1.66vGpu @ 630/630 w/6.2cats

 

2x 74gig Raptor Raid0 328

 

NEC 3550a DVD drive

 

OCZ 600w Power Stream SLI Edition

 

DangerDen = TDX + Maze4 + BIX2 + DDC-12v + 38 tubing

 

*

*

*

*

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 280

LDT/FSB Frequency Ratio - 3

CPU/FSB Frequency Ratio - 10

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - Auto

 

CPU VID Control – 1.52v

CPU VID Special Control - Auto

LDT Voltage Control - 1.2v

Chip Set Voltage Control - 1.5v

DRAM Voltage Control - 2.7v

 

DRAM Configuration Settings:

DRAM Frequency Set - 166 (5:6)

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) – 2.5

RAS# to CAS# delay (Trcd) - 3 Bus Clocks

Min RAS# active time (Tras) - 5 Bus Clocks

Row precharge time (Trp) - 2 Bus Clocks

Row Cycle time (Trc) - 8 Bus Clocks

Row refresh cyc time (Trfc) - 14 Bus Clocks

Row to Row delay (Trrd) - 2 Bus Clocks

Write recovery time (Twr) - 2 Bus Clocks

Write to Read delay (Twtr) - 2 Bus Clocks

Read to Write delay (Trwt) - 3 Bus Clocks

Refresh Period (Tref) - 3120

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - 5

DRAM Data Drive Strength - 1

Max Async Latency - 8

DRAM Response Time - Normal

Read Preamble Time – 5

IdleCycle Limit - 256 Cycles

Dynamic Counter - disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

 

 

==========

 

 

2x Prime95 + 3dMark2001SE + 2xCPU-Z + MBM :

 

untitledmedium4de.jpg

 

 

3dMark2003 + Everest Reads + MBM :

 

untitled1medium3iy.jpg

 

 

3dMark2005 + Everest Writes + MBM :

 

untitled2medium4af.jpg

 

3dMark2006 + Everest Latency + MBM :

 

untitled3medium6jq.jpg

 

==========

 

 

 

 

short description:

280x10=2800mhz

2.5-3-5-2-8-14 2.7vdimm @ 233mhz

Share this post


Link to post
Share on other sites

DFI LANPARTY UT SLI-DR Expert 12-7-2005 BIOS

 

AMD Athlon64 X2 3800+ Manchester

 

2x1024 Corsair TWINX2048-4000PT (UCCC)

 

eVGA 7800 GTX 256MB w/ACS3

 

Seagate 300GB 7200RPM SATA 16MB

 

OCZ PowerStream OCZ520ADJSLI 520W Power Supply - Adjustable

 

 

 

 

 

*

*

 

 

 

*

*

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 260

LDT/FSB Frequency Ratio - AUTO

CPU/FSB Frequency Ratio - x 10.0

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - StartUp

 

CPU VID Control - 1.35V

CPU VID Special Control - Auto

LDT Voltage Control - 1.20V

Chip Set Voltage Control - 1.52V

DRAM Voltage Control - 2.66V

 

DRAM Configuration Settings:

DRAM Frequency Set - 180=RAM/FSB:09/10

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 04 Bus Clocks

Row Cycle time (Trc) - 12 Bus Clocks

Row refresh cyc time (Trfc) - 15 Bus Clocks

Row to Row delay (Trrd) - 02 Bus Clocks

Write recovery time (Twr) - 02 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 02 Bus Clocks

Refresh Period (Tref) - 3120 Cycles

Write CAS Latency (Twcl) - 01 Bus Clock

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Increase Skew

DQS Skew Value - 50

DRAM Drive Strength - Level 7

DRAM Data Drive Strength - Auto

Max Async Latency - 07.0 Nano Seconds

DRAM Response Time - Fastest

Read Preamble Time - 05.0 Nano Seconds

IdleCycle Limit - 032 Cycles

Dynamic Counter - Enable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z:

 

database9ks.jpg

 

 

3dMark2003:

 

3dmark033cc.jpg

 

 

3dMark2005:

 

3dmark053fu.jpg

 

 

 

 

==========

 

 

 

short description:

260x10 @ 2600Mhz, 1.350V

3-4-8-4 @ 2.66V vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 Ultra-D - 6/23-3 bios - 6.70 drivers

 

AMD Opteron 146 CAB2E 0546FPAW

 

2x1024 G.Skill HZ PC4000 UCCC

 

BFG 7800 GT OC, 480/1150 81.98 drivers

 

2 X 160 Hitachi Sata RAID0

 

OCZ Powerstream 520SLI

 

Whitewater CPU block, MCP650 pump, 140 X 260 heatercore

 

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 293

LDT/FSB Frequency Ratio - AUTO

CPU/FSB Frequency Ratio - 10X

PCI eXpress Frequency - 102Mhz

 

CPU VID StartUp Value - 1.500v

 

CPU VID Control - 1.475v

CPU VID Special Control - Above VID * 110%

LDT Voltage Control - 1.30v

Chip Set Voltage Control - 1.60v

DRAM Voltage Control - 2.70v

 

DRAM Configuration Settings:

DRAM Frequency Set - 180=RAM/FSB:09/10

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3.0

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 04 Bus Clocks

Row Cycle time (Trc) - 08 Bus Clocks

Row refresh cyc time (Trfc) - 16 Bus Clocks

Row to Row delay (Trrd) - 02 Bus Clocks

Write recovery time (Twr) - 03 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - 3120 Cycles

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Level 7

DRAM Data Drive Strength - Level 2

Max Async Latency - 8.0 Nano Seconds

DRAM Response Time - Normal

Read Preamble Time - 5.5 Nano Seconds

IdleCycle Limit - 256 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

==========

 

Prime95 + 3dMark2001SE + CPU-Z 1.29 + Everest 2.01:

database4pw.jpg

 

3dMark2003:

3d033os.jpg

 

3dMark2005:

3d053dk.jpg

 

 

==========

 

 

short description:

293 X10 @ 2930Mhz, 1.475v + 110%

3-4-8-4 @ 2.7v vdimm

Share this post


Link to post
Share on other sites

DFI LanParty NF4 Ultra-D (SLI Mod) 11/24/2005 Bios

 

AMD Athlon64 3200+ Venice

 

2x512MB OCZ PC3200 (OCZ4001024PFDC-K)

 

2x EVGA 6600GT 128MB, 555/1090 84.12 drivers

 

2x 74GB Western Digital Raptor Raid-0

 

Pioneer 109 DVR

 

OCZ Powerstream 520w power supply

 

 

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 275

LDT/FSB Frequency Ratio - AUTO

CPU/FSB Frequency Ratio - x10

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - 1.400v

 

CPU VID Control - 1.500v

CPU VID Special Control - Above VID * 110%

LDT Voltage Control - 1.20v

Chip Set Voltage Control - 1.50v

DRAM Voltage Control - 2.6.00v

 

DRAM Configuration Settings:

DRAM Frequency Set - 180=RAM/FSB:09/10

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 2.5

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 04 Bus Clocks

Row Cycle time (Trc) - 13 Bus Clocks

Row refresh cyc time (Trfc) - 13 Bus Clocks

Row to Row delay (Trrd) - 03 Bus Clocks

Write recovery time (Twr) - 02 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - 3120 Cycles

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Auto

DRAM Data Drive Strength - Auto

Max Async Latency - Auto

DRAM Response Time - Normal

Read Preamble Time - Auto

IdleCycle Limit - 256 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z 1.32 + Everest 2.2:

 

Prime-95-bench.jpg

 

 

3dMark2003:

 

3dmark03.jpg

 

3dMark2005:

 

3dmark05.jpg

 

3dMark2006:

 

3dmark06.jpg

 

Aquamark 3d:

 

Aquamark.jpg

 

 

==========

 

 

 

short description:

275x10 @ 2750Mhz, 1.500v + 110%

2.5-4-8-4 @ 2.6v vdimm

Share this post


Link to post
Share on other sites

Opteron 146 CACJE 0603FPMW

DFI LanParty UT Utlra-D 3/29/06

2x1GB Mushkin Black (uccc)

OCZ-520ADJ SLI

EVGA 7800GT CO 256-P2-N516-AX

 

==========

 

Genie BIOS Settings:

 

FSB Bus Frequency - 297

LDT/FSB Frequency Ratio - auto

CPU/FSB Frequency Ratio - 10

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - startup

 

CPU VID Control – 1.525

CPU VID Special Control - *104

LDT Voltage Control - 1.30v

Chip Set Voltage Control - 1.60v

DRAM Voltage Control - 2.5v

Dram + 3 disabled

 

DRAM Configuration Settings:

DRAM Frequency Set - 180 (9/10)

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) – 3

RAS# to CAS# delay (Trcd) - 4 Bus Clocks

Min RAS# active time (Tras) - 8 Bus Clocks

Row precharge time (Trp) - 3 Bus Clocks

Row Cycle time (Trc) - 11 Bus Clocks

Row refresh cyc time (Trfc) - 15 Bus Clocks

Row to Row delay (Trrd) - 1 Bus Clocks

Write recovery time (Twr) - 3 Bus Clocks

Write to Read delay (Twtr) - 1 Bus Clocks

Read to Write delay (Trwt) - 3 Bus Clocks

Refresh Period (Tref) - Auto

Write CAS Latency (Twcl) - 1

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Increase

DQS Skew Value - 32

DRAM Drive Strength - auto

DRAM Data Drive Strength - auto

Max Async Latency - 10

DRAM Response Time - Fast

Read Preamble Time – 8

IdleCycle Limit - 256 Cycles

Dynamic Counter - disable

R/W Queue Bypass - 16 x

Bypass Max - 06 x

32 Byte Granularity - Disable(4 Bursts)

 

==========

 

Prime95 8hr & 3DMark2001

 

2970primestable9mf.th.jpg

 

3dmark03

 

3dmark032970prime1ma.jpg

 

3dmark05

 

3dmark0529705ir.jpg

 

Everest

 

everestmemeoryread29709yy.th.jpg

 

short description:

297x10 @ 2970Mhz, 1.525v + 104%

180 divider 3-4-8-3 @ 2.5vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 Ultra-D - BIOS 6/23/2005

 

AMD Athlon 64 X2 4400+ Toledo, CCBWE 0547TPMW

 

OCZ EL Platinum 2GB (2x1GB) DDR PC3200 Unbuffered, Model OCZ4002048ELDCPE-K

 

Sunbeam NUUO ATX 550W PSU, Model SUNNU550-US-BK

 

ASUS EN6600/TD Silencer Geforce 6600 256MB 128-bit DDR PCI Express x16 Video Card

 

2 Western Digital Caviar SE16 250GB Serial ATA II 7200RPM w/16MB Cache HDD, Model WD2500KS

 

Pioneer IDE DVD-CD Burner Combo 2MB Cache, Model DVR-110DBK

 

ASUS IDE DVD-CD Drive Combo, Model DVD-E616AG

 

 

 

====================

 

 

Genie BIOS Settings:

FSB Bus Frequency - 246

LDT/FSB Frequency Ratio - x4.0

CPU/FSB Frequency Ratio - 11

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - 1.475v

 

CPU VID Control - 1.350v

CPU VID Special Control - Above VID * 113%

LDT Voltage Control - 1.30v

Chip Set Voltage Control - 1.50v

DRAM Voltage Control - 2.80

 

DRAM Configuration Settings:

DRAM Frequency Set - 180 (DRAM/FSB:9/10)

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 2.5

RAS# to CAS# delay (Trcd) - 03 Bus Clocks

Min RAS# active time (Tras) - 08 Bus Clocks

Row precharge time (Trp) - 03 Bus Clocks

Row Cycle time (Trc) - 13 Bus Clocks

Row refresh cyc time (Trfc) - 16 Bus Clocks

Row to Row delay (Trrd) - 03 Bus Clocks

Write recovery time (Twr) - 03 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - Auto

Write CAS Latency (Twcl) - Auto

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Auto

DRAM Data Drive Strength - Level 2

Max Async Latency - Auto

DRAM Response Time - Fast

Read Preamble Time - Auto

IdleCycle Limit - 256 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 04 x

32 Byte Granularity - Disable(4 Bursts)

 

 

====================

 

 

Prime95 + CPU-Z 1.32.1 + 3dMark2001SE + Everest 2.20 + No Load Temps

 

 

3dMark2003:

 

6th_3dmark03.jpg

 

 

3dMark2005:

 

6th_3dmark05.jpg

 

 

====================

 

 

short description:

246x11 @ 2706Mhz, 1.350v + 113%

2.5-3-8-3 @ 2.8v vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 SLI-DR - 06/23/05 default bios

 

AMD Athlon64 3700+ SanDiego (SH-E4)

 

2 x 512MB OCZ EL Platinum Rev.2 (v1.1 tccd)

 

eVGA 7800GT PCIx16 , 505/1250 81.98 drivers

 

2 x Hitachi Deskstar 7K80 SATA

 

OCZ PowerStream 520W Power supply

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 248

LDT/FSB Frequency Ratio - 4

CPU/FSB Frequency Ratio - 11

PCI eXpress Frequency - 100Mhz

 

CPU VID StartUp Value - 1.500v

 

CPU VID Control - 1.325v

CPU VID Special Control - Above VID * 104%

LDT Voltage Control - 1.20v

Chip Set Voltage Control - 1.50v

DRAM Voltage Control - 2.72v

 

DRAM Configuration Settings:

DRAM Frequency Set - 200=RAM/FSB:1/1

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 2.5

RAS# to CAS# delay (Trcd) - 03 Bus Clocks

Min RAS# active time (Tras) - 06 Bus Clocks

Row precharge time (Trp) - 03 Bus Clocks

Row Cycle time (Trc) - 07 Bus Clocks

Row refresh cyc time (Trfc) - 16 Bus Clocks

Row to Row delay (Trrd) - 02 Bus Clocks

Write recovery time (Twr) - 02 Bus Clocks

Write to Read delay (Twtr) - 02 Bus Clocks

Read to Write delay (Trwt) - 03 Bus Clocks

Refresh Period (Tref) - 4708 Cycles

Write CAS Latency (Twcl) - 01 Bus Clocks

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Disabled

DQS Skew Value - 0

DRAM Drive Strength - Normal

DRAM Data Drive Strength - 1 (50% reduction)

Max Async Latency - 8.0 Nano Seconds

DRAM Response Time - Fast

Read Preamble Time - 6.0 Nano Seconds

IdleCycle Limit - 256 Cycles

Dynamic Counter - Disable

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable

 

 

==========

 

 

Prime95 + 3dMark2001SE + CPU-Z:

 

dat1pic1.jpg

 

3dMark2003:

 

3dmark03.jpg

 

3dMark2005:

 

3dmark05.jpg

==========

 

Everest (memory):

dat1pic5.jpg

==========

 

 

short description:

248x11 @ 2730Mhz, 1.325v + 104%

2.5-3-3-6 @ 2.7v vdimm

Share this post


Link to post
Share on other sites

DFI LANPARTY nF4 ut expert -Bios: 12-7-05

 

AMD Opteron 148 Venus

 

2x1Gb G.Skill F1-4000USU2-2GBHZ (UCCC)

 

XFX 7900GTX XT 512MB, 690/1750 84.20beta drivers

 

2x WD Raptor -Raid 0- (8MB cache)

 

LG DVD-Rom

 

Enermax Liberty 620W ( Liberty ELT620AWT )

 

 

 

 

 

==========

 

 

Genie BIOS Settings:

FSB Bus Frequency - 300

LDT/FSB Frequency Ratio - 3

CPU/FSB Frequency Ratio - 10

PCI eXpress Frequency - 101Mhz

 

CPU VID StartUp Value - 1.450v

 

CPU VID Control - 1.400v

CPU VID Special Control - Above VID * 114.4%

LDT Voltage Control - 1.30v

Chip Set Voltage Control - 1.65v

DRAM Voltage Control - 2.58v

 

DRAM Configuration Settings:

DRAM Frequency Set - 166=RAM/FSB:09/10

Command Per Clock (CPC) - Enable

CAS Latency Control (Tcl) - 3

RAS# to CAS# delay (Trcd) - 04 Bus Clocks

Min RAS# active time (Tras) - 06 Bus Clocks

Row precharge time (Trp) - 03 Bus Clocks

Row Cycle time (Trc) - 07 Bus Clocks

Row refresh cyc time (Trfc) - 13 Bus Clocks

Row to Row delay (Trrd) - 02 Bus Clocks

Write recovery time (Twr) - 03 Bus Clocks

Write to Read delay (Twtr) - 01 Bus Clocks

Read to Write delay (Trwt) - 04 Bus Clocks

Refresh Period (Tref) - 3120 Cycles

Write CAS Latency (Twcl) - 1

DRAM Bank Interleave - Enabled

 

DQS Skew Control - Auto

DQS Skew Value - 0

DRAM Drive Strength - Auto

DRAM Data Drive Strength - Auto

Max Async Latency - 10.0 Nano Seconds

DRAM Response Time - Normal

Read Preamble Time - 8.5 Nano Seconds

IdleCycle Limit - 256 Cycles

Dynamic Counter - Enabled

R/W Queue Bypass - 16 x

Bypass Max - 07 x

32 Byte Granularity - Disable(4 Bursts)

 

 

==========

 

 

Prime95 + 3dMark 2001SE + CPU-Z + Everest Read:

 

http://img61.imageshack.us/img61/2600/3000...ecpuzjpgeve.jpg

 

 

3dMark2003:

 

3dmark03234330ut.th.jpg

 

 

3dMark2005:

 

3dmark05112643zn.th.jpg

 

 

3dMark2006

 

3dmark0655406os.th.jpg

 

==========

 

 

 

short description:

300x10 @ 3000Mhz, 1.400v + 114.4%

3-4-6-3 @ 2.58v vdimm

Share this post


Link to post
Share on other sites

Please sign in to comment

You will be able to leave a comment after signing in



Sign In Now

×
×
  • Create New...