Jump to content
Sign in to follow this  
Guest r3d c0m3t_merged

Ballistix PC4000

Recommended Posts

[email protected] @2.6v = 5B-G.

 

These settings worked on my 2x512MB kit +winchester CPU +nF4 ultra-D @250Mhz FSB 1:1 @2.7v

GENIE BIOS Setting >DRAM Configuration

DRAM Frequency Set (MHZ).............200 (DRAM/FSB:1/01)

Command per clock (CPC)..............Enabled

Cas latency (tCL)....................2.5

RAS to CAS delay (tRCD)..............2

Min RAS active time (tRAS)...........5

Row precharge time (tRP).............2

Row cycle time (tRC).................07

Row refresh cycle time(tRFC).........10

Row to Row delay (tRRD)..............2

Write recovery time (tWR)............2

Write to read delay (tWTR)...........1

Read to write delay (tRWT)...........2

Refresh period (tREF)................2064

Write CAS latency (tWCL).............1

DRAM Bank Interleave.................Enabled

 

DQS Skew Control.....................AUTO

DQS Skew Value.......................0

DRAM Drive Strength..................Level 8

DRAM Data Drive Strength.............Level 3

Max Async Latency....................6ns

Dram Response........................AUTO

Read Preamble Time...................5ns

Idle Cycle Limit.....................AUTO

Dynamic Counter......................AUTO

R/W Queue Bypass.....................AUTO

Bypass Max...........................AUTO

32 Byte Granularity..................AUTO

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Sign in to follow this  

×
×
  • Create New...