Jump to content

Memory Drama using 2005/12/07 Expert Bios!


Recommended Posts

The NF4EDC07 ( 2005/12/07) bios for the DFI Expert mainboard does not seem to be compatible with my memory even though it has "enhanced memory support".

 

I think my memory is Infinion based because most 1 GB modules with fast SPD timings are Infineon based (2-3-2-5 / DDR 400).

 

Using Bios NF4EDC07 (2005/12/07) It will only boot up with one module inserted in the orange slot that is farthest away from the Cpu. It will not boot up with both memory modules inserted in the orange slots.

Share this post


Link to post
Share on other sites

I think my memory is Infinion based because most 1 GB modules with fast SPD timings are Infineon based

 

If that is the situation then you need to look in the stock speed and overclocking data base for someone using the Ocz PC3200 Platinum 2x1gig sticks and see what Dram Configuration they are using and adjust yours acccordingly.

 

RGone...

Share this post


Link to post
Share on other sites

What works with mine AMD64 4400+ Toledo at 2.7GHz with OCZ p3200 DDR400

Use only the Dram settings

Genie BIOS Settings:

 

FSB Bus Frequency............................. - 246

LDT/FSB Frequency Ratio....................... - x 3.0

CPU/FSB Frequency Ratio....................... - x11

PCI eXpress Frequency......................... - 102Mhz

 

CPU VID StartUp Value......................... - 1.500v

 

CPU VID Control............................... - 1.400v

CPU VID Special Control....................... - Above VID * 114.2%

LDT Voltage Control........................... - 1.30v

Chip Set Voltage Control...................... - 1.68v

DRAM Voltage Control.......................... - 2.80v

 

DRAM Configuration Settings:

 

DRAM Frequency Set............................ - 200=RAM/FSB:01/01

Command Per Clock (CPC)....................... - Enable

CAS Latency Control (Tcl)..................... - 2.5

RAS# to CAS# delay (Trcd)..................... - 4.0

Min RAS# active time (Tras)................... - 10.0

Row precharge time (Trp)...................... - 4.0

Row Cycle time (Trc).......................... - 10 Bus Clocks

Row refresh cyc time (Trfc)................... - 14 Bus Clocks

Row to Row delay (Trrd)....................... - 03 Bus Clocks

Write recovery time (Twr)..................... - 03 Bus Clocks

Write to Read delay (Twtr).................... - 02 Bus Clocks

Read to Write delay (Trwt).................... - 03 Bus Clocks

Refresh Period (Tref)......................... - 3120 Cycles

DRAM Bank Interleave.......................... - Enabled

 

DQS Skew Control.............................. - Auto

DQS Skew Value................................ - 0

RAM DLL SPEED................................. - High Speed

DRAM Drive Strength........................... - Level 5

DRAM Data Drive Strength...................... - Level 2

Max Async Latency............................. - 10.0ns

DRAM Response Time............................ - Fast

Read Preamble Time............................ - 6.5ns

IdleCycle Limit............................... - 256 Cycles

Dynamic Counter............................... - Disable

R/W Queue Bypass.............................. - 08 x

Bypass Max.................................... - 04 x

32 Byte Granularity........................... - Disable(4 Bursts)

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...