Jump to content


  • Content Count

  • Joined

  • Last visited

Everything posted by Praz

  1. I realize that since I have an Expert board I should be using a Powerstream (8 pin connector) but I already have the Modstream. The system is 100% stable at current settings. It appears I've hit a brick wall as for as the processor clocking any higher. At 270x10 Prime95 errors out after 8 1/2 to 9 hours. While trying to increase the overclock I have noticed the 12 volt line dropping. At current settings the 12V line reads 12.04 and never fluctuates. If I increase the FSB or vcore the 12V line drops to 11.91 and will spike periodically to 11.91 while under load. All voltage measurements taken with a Fluke 88. Is this an indication that the board is needing more than the power supply can give?
  2. UT nF4 SLI-DR Expert - 11/02/05 BIOS AMD Athlon 64 3200+ Venice G.SKILL Extreme Series 2GB DDR 500 F1-4000USU2-2GBHZ eVGA e-GeForce 6800 GS PCI Express, 500/1270 81.85 drivers Maxtor Maxline III 7L300S0 300GB Serial ATA 1.5Gb 7200RPM Hard Drive w/16MB Buffer Liteon SOHW-1693S 16X Dual Layer DVD±RW Drive (Black) OCZ ModStream OCZ52012U ATX, BTX, SATA, P4 and EPS12V 520W Power Supply Scythe SCNJ-1000 Ninja Heatpipe CPU Cooler + Nexus 120 mm Real Silent Case Fan Black/White Zalman VF700-CU VGA Cooler ========== Genie BIOS Settings: FSB Bus Frequency - 266 LDT/FSB Frequency Ratio - 3 CPU/FSB Frequency Ratio - 10 PCI eXpress Frequency - 100Mhz CPU VID StartUp Value - 1.400v CPU VID Control - 1.500v CPU VID Special Control - Above VID * 102.4% LDT Voltage Control - 1.20v Chip Set Voltage Control - 1.52v DRAM Voltage Control - 2.56v DRAM Configuration Settings: DRAM Frequency Set - 200=RAM/FSB:1/01 Command Per Clock (CPC) - Enable CAS Latency Control (Tcl) - 03 RAS# to CAS# delay (Trcd) - 04 Bus Clocks Min RAS# active time (Tras) - 07 Bus Clocks Row precharge time (Trp) - 04 Bus Clocks Row Cycle time (Trc) - 07 Bus Clocks Row refresh cyc time (Trfc) - 13 Bus Clocks Row to Row delay (Trrd) - 02 Bus Clocks Write recovery time (Twr) - 02 Bus Clocks Write to Read delay (Twtr) - 01 Bus Clocks Read to Write delay (Trwt) - 03 Bus Clocks Refresh Period (Tref) - 3684 Cycles Write CAS Latency (Twcl) - Auto DRAM Bank Interleave - Enabled DQS Skew Control - Auto DQS Skew Value - 0 DRAM Drive Strength - Level 5 DRAM Data Drive Strength - Level 1 Max Async Latency - 7.0 Nano Seconds DRAM Response Time - Fastest Read Preamble Time - 5.0 Nano Seconds IdleCycle Limit - 256 Cycles Dynamic Counter - Enable R/W Queue Bypass - 16 x Bypass Max - 07 x 32 Byte Granularity - Disable(4 Bursts) ========== Prime95 + 3dMark2001SE + CPU-Z 1.29 + Everest 2.50.480: 3dMark2003: 3dMark2005: Aquamark 3d: ========== short description: 266x10 @ 2660Mhz, 1.50v + 102% 3-4-4-7 1T @ 2.56v vdimm
  3. My HZ modules definitely like low voltage. See my signature. I can run these stable to 280 but my CPU won't handle anything above 264. But I've made some changes and am working on that. Right now I have settings of 270 1:1 and have passes Super_Pi, OCCT and 3dMark2005 I am running Prime95 as I type this.
  4. Here is a Screenshot of my HZ modules. These settings are stable to 280 although my CPU isn't. I have since changed the Dram voltage and Tras. I have the voltage set at 2.53 and Tras at 7 and the modules have tested stable to 270. I have also set Tref to 100MHz 1.95us.
  5. shogo Here is a screen capture of my settings on an Expert board. Maybe it will help. These setting ate stable to 280. You might want to change tRAS back to the stock setting of 8.
  6. I also have the HZ memory. But here is a screenshot of my settings if it will help. I'm sure they can be tightened up some. With these settings the memory will do 270. I really haven't messed with it much as I've been trying to get 288 stable.
  7. Here are some of my memory settings. On my board these settings are stable to 280. I haven't tried any higher.
  8. Mine's running fine at 260MHz. Timings in signature.
  • Create New...